PPSC Computer Science Topic 17 MCQ's Test Preparation

PPSC conducts competitive exams throughout the year. It comes with different tests according to the vacant positions by the government agencies. PPSC arranges a separate test for every single subject and computer science is one of those subjects. Students who are specialists in the computer science field and want to start their professional career through government agencies are offered best wishes and, at the same time, they are advised to prepare well to appear for the PPSC test. Well, those who are looking for better practice they are invited by Ilmkidunya to get better preparation through the given PPSC sample tests.

MCQ's Test For PPSC Computer Science Topic 17 Microprocessor And Assembly Language

Try The MCQ's Test For PPSC Computer Science Topic 17 Microprocessor And Assembly Language

  • Total Questions20

  • Time Allowed20

PPSC Computer Science Topic 17 Microprocessor And Assembly Language

00:00
Question # 1

How bit microprocessor inexpensive a separate interface is provided with I/O device.

Question # 2

___________ a sub system that transfer data between computer components inside a computer or between computer.

Question # 3

The ___________ of can assembly line to be 1/tp.

Question # 4

EU stand for

Question # 5

Pentium III processor is released in the form of.

Question # 6

Which is the basic stack operation

Question # 7

Which is not the main architectural feature of Power PC.

Question # 8

How many parts of single address computer instruction.

Question # 9

Using 12 binary digits how many queue house addresses would be possible.

Question # 10

The processer of knowing the status of device and transferring the data with matching speeds is called.

Question # 11

How are the growth of SSI technology in.

Question # 12

LA stand for

Question # 13

Who work as a cache for the page table.

Question # 14

Which is an integral part of any micro computer system and its primary purpose is to hold program and data

Question # 15

The growth of transistor technology in

Question # 16

The index high order bits in the address known as.

Question # 17

Which chip used for AD & DA converters in 8086 processor.

Question # 18

The offset of a particular segment varies from_______

Question # 19

The standard I/O is also called.

Question # 20

Who works as cache on the variable.

Prepare Complete Set Wise PPSC Computer Science Topic 17 Microprocessor And Assembly Language MCQs Online With Answers


Topic Test

00:00

Top Scorers Of PPSC Computer Science Topic 17 Microprocessor And Assembly Language MCQ`s Test

  • A
    ashi khan 19 - Jun - 2022 00 Min 06 Sec 20/20
  • R
    Rimsha Habib 20 - Dec - 2021 02 Min 25 Sec 16/20
  • S
    Sana Rasheed 08 - Feb - 2022 02 Min 53 Sec 16/20
  • S
    Sana Rasheed 07 - Feb - 2022 03 Min 11 Sec 16/20
  • M
    Motivational Speaker 16 - Jun - 2024 04 Min 14 Sec 12/20
  • A
    Asia Soomro 16 - Jul - 2024 04 Min 36 Sec 12/20
  • G
    ggdc kk 05 - Jun - 2024 13 Min 13 Sec 12/20
  • A
    Aisha Tariq khan 29 - Dec - 2021 01 Min 45 Sec 11/20
  • A
    Abdul Ghaffar 22 - Jun - 2024 03 Min 29 Sec 11/20
  • A
    Ayesha Asad 22 - Dec - 2021 04 Min 57 Sec 11/20
  • M
    Muhammad Zulqurnain 08 - Mar - 2022 05 Min 13 Sec 11/20
  • M
    Muhammad Nasir 23 - Aug - 2022 06 Min 47 Sec 11/20
  • M
    Muhammad Ali 04 - May - 2024 08 Min 15 Sec 11/20
  • K
    Kasur City 21 - Apr - 2024 08 Min 54 Sec 11/20
  • N
    Nashra Maqsood 10 - Jun - 2022 02 Min 43 Sec 10/20

PPSC ComputerScience Chapter 17 Important MCQ's

Sr.# Question Answer
1 OCW stand for
A. Operational command words
B. Operational conjunction words
C. Operational control words
D. Operational cost words
2 Cache is usually the ______ of memory access by the microprocessor.
A. First level
B. Second level
C. Third level
D. Fourth level
3 The sub program finish the return instruction recovers the return address from the.
A. Queue
B. Stack
C. Program counter
D. Pointer
4 SBA stand for
A. Segment bus address
B. Segment not address
C. Segment base address
D. Segment byte address
5 ISA stand for
A. Instruct set area
B. Instruction set architecture
C. Both a and b
D. None
6 The status register is also called the
A. Condition code register
B. Flag register
C. a and b
D. None
7 The problems of bus confit and spares address distribution are eliminated by the use of ___ address technique.
A. Fully decoding
B. Half decoding
C. Both a and b
D. None
8 L2 cache memory is places at __________
A. On processor
B. On mother board
C. On memory
D. All of these
9 Motorola introduced _____ processor.
A. 2-bit - RISC
B. 4 bit -RISC
C. 8 bit - RISC
D. 32 bit -RISC
10 T1 is the time taken for the stage and there are n stages in the.
A. Through out
B. Assembly line
C. Both a and b
D. None

Test Questions

Is this page helpful?

Share your comments & questions here

Guest
  • No comments yet. Be the first to comment!