Question # 1

The basic building block for a logical circuit is _______

Choose an answer

A Flip-Flop

A Logical Gate

An Adder

None of given options

THE HOURS COUNTER IS IMPLEMENTED USING __________

Choose an answer

ONLY A SINGLE MOD-12 COUNTER IS REQUIRED

MOD-10 AND MOD-6 COUNTERS

MOD-10 AND MOD-2 COUNTERS

A SINGLE DECADE COUNTER AND A FLIP-FLOP

The voltage gain of the Inverting Amplifier is given by the relation ________

Choose an answer

Vout / Vin = - Rf / Ri

Vout / Rf = - Vin / Ri

Rf / Vin = - Ri / Vout

Rf / Vin = Ri / Vout

Flip flops are also called _____________

Choose an answer

Bi-stable dualvibrators

Bi-stable transformer

Bi-stable multivibrators

Bi-stable singlevibrators

A logic circuit with an output consists of ________

Choose an answer

two AND gates, two OR gates, two inverters

three AND gates, two OR gates, one inverter

two AND gates, one OR gate, two inverters

two AND gates, one OR gate

Consider an up/down counter that counts between 0 and 15, if external input(X) is “0” the counter counts upward (0000 to 1111) and if external input (X) is “1” the counter counts downward (1111 to 0000), now suppose that the present state is “1100” and X=1, the next state of the counter will be ___________

Choose an answer

0000

1101

1011

1111

WHEN BOTH THE INPUTS OF EDGE-TRIGGERED J-K FLOP-FLOP ARE SET TO LOGIC ZERO.

Choose an answer

THE FLOP-FLOP IS TRIGGERED

Q=0 AND Q‟=1

Q=1 AND Q’=0

THE OUTPUT OF FLIP-FLOP REMAINS UNCHANGED

An alternate method of implementing Comparators which allows the Comparators to be easily cascaded without the need for extra logic gates is _______

Choose an answer

Using a single comparator

Using Iterative Circuit based Comparators

Connecting comparators in vertical hierarchy

Extra logic gates are always required

A positive edge-triggered flip-flop changes its state when ________________

Choose an answer

Low-to-high transition of clock

High-to-low transition of clock

Enable input (EN) is set

Preset input (PRE) is set

RCO Stands for _________

Choose an answer

Reconfiguration Counter Output

Reconfiguration Clock Output

Ripple Counter Output

Ripple Clock Output

If an S-R latch has a 1 on the S input and a 0 on the R input and then the S input goes to 0, the latch will be

Choose an answer

set

reset

invalid

clear

More Classes

Other Links

CS-302 Quiz Preparation Virtual University MCQs With Answers

Choose an answer

Choose an answer

Choose an answer

Choose an answer

Choose an answer

Choose an answer

Choose an answer

Choose an answer

Choose an answer

Choose an answer

Choose an answer