More Classes
5th Class
6th Class
7th Class
8th Class
9th Class
10th Class
11th Class
12th Class
NAT I
NAT II
CSS
IQ
General Knowledge
MDCAT
ECAT
GAT General
GAT Subject
Other Links
Go to Home
Online Tests
CS-302 Quiz Preparation Virtual University MCQs With Answers
Question # 1
For a positive edge-triggered J-K flip-flop with both J and K HIGH, the outputs will______ if the clock goes HIGH
Choose an answer
toggle
set
reset
not change
Previous
Skip
Next
Question # 2
The output of an AND gate is one when _______
Choose an answer
All of the inputs are one
Any of the input is one
Any of the input is zero
All the inputs are zero
Previous
Skip
Next
Question # 3
The decimal “17” in BCD will be represented as _________10001(right opt is not given)
Choose an answer
11101
11101
10111
11110
Previous
Skip
Next
Question # 4
Sum term (Max term) is implemented using ________ gates
Choose an answer
OR
AND
NOT
OR-AND
Previous
Skip
Next
Question # 5
Above is the circuit diagram of _______.
Choose an answer
Asynchronous up-counter
Asynchronous down-counter
Synchronous up-counter
Synchronous down-counter
Previous
Skip
Next
Question # 6
Excess-8 code assigns _______ to “-8”
Choose an answer
1110
1100
1000
0000
Previous
Skip
Next
Question # 7
3.3 v CMOS series is characterized by __________ and _________as compared to the 5 v CMOS series
Choose an answer
Low switching speeds, high power dissipation
Fast switching speeds, high power dissipation
Fast switching speeds, very low power dissipation
Low switching speeds, very low power dissipation
Previous
Skip
Next
Question # 8
The power dissipation, PD, of a logic gate is the product of the
Choose an answer
dc supply voltage and the peak current
dc supply voltage and the average supply current
ac supply voltage and the peak current
ac supply voltage and the average supply current
Previous
Skip
Next
Question # 9
In ________ outputs depend only on the combination of current state and inputs.
Choose an answer
Mealy machine
Moore Machine
State Reduction table
State Assignment table
Previous
Skip
Next
Question # 10
In the following statement Z PIN 20 ISTYPE „reg.invert‟; The keyword “reg.invert” indicates ________
Choose an answer
An inverted register input
An inverted register input at pin 20
Active-high Registered Mode output
Active-low Registered Mode output
Previous
Skip
Next
Question # 11
FIFO is an acronym for __________
Choose an answer
First In, First Out
Fly in, Fly Out
Fast in, Fast Out
None of given options
Previous
Skip
Next
Back